VLSI Architecture for Signal, Speech, and Image Processing
portes grátis
VLSI Architecture for Signal, Speech, and Image Processing
Advances, Challenges, and Potential
Mohanty, Basant Kumar; Nandan, Durgesh; Kumar, Sanjeev; Arya, Rajeev Kumar
Apple Academic Press Inc.
11/2022
320
Dura
Inglês
9781774637302
15 a 20 dias
Descrição não disponível.
1. Evolution of 1-D, 2-D, and 3-D Lifting Discrete Wavelet Transform VLSI Architecture 2. Execution of Lifting-Scheme Discrete Wavelet Transform by Canonical Signed Digit Multiplier 3. Radix-8 Booth Multiplier in Terms of Power and Area Efficient for Application in the Field of 2D DWT Architecture 4. Design and Performance Evaluation of Energy Efficient 8-Bit ALU at Ultra Low Supply Voltages Using FinFET with 20nm Technology 5. Design and Statistical Analysis of Strong Arbiter PUFs for Device Authentication and Identification 6. An Impact of Aging on Arbiter Physical Unclonable Functions 7. Advanced Power Management Methodology for SoCs Using UPF 8. Architecture Design: Network-on-Chip 9. Routing Strategy: Network-on-Chip Architectures 10. Self-Driven Clock Gating Technique for Dynamic Power Reduction of High-Speed Complex Systems 11. Optimization of SOC Sub-Circuits Using Mathematical Modeling 12. An Efficient Design of D Flip Flop in Quantum-Dot Cellular Automata (QCA) for Sequential Circuits 13. Design and Performance Analysis of Digitally Controlled DC-DC Converter
Este título pertence ao(s) assunto(s) indicados(s). Para ver outros títulos clique no assunto desejado.
Physical Unclonable Functions;DC DC Converter;ASIC;Power Consumption;HCI;Clock Gating;Dwt;Strong PUF;Booth Multiplier;RISC Processor;NBTI;PUF Response;DC DC Buck Converter;TDDB;CRPs;Fa;UPF;Vice Versa;VLSI Architecture;Delay Network;Row Filter;Majority Gate;Buck Converter;Cellular Automata
1. Evolution of 1-D, 2-D, and 3-D Lifting Discrete Wavelet Transform VLSI Architecture 2. Execution of Lifting-Scheme Discrete Wavelet Transform by Canonical Signed Digit Multiplier 3. Radix-8 Booth Multiplier in Terms of Power and Area Efficient for Application in the Field of 2D DWT Architecture 4. Design and Performance Evaluation of Energy Efficient 8-Bit ALU at Ultra Low Supply Voltages Using FinFET with 20nm Technology 5. Design and Statistical Analysis of Strong Arbiter PUFs for Device Authentication and Identification 6. An Impact of Aging on Arbiter Physical Unclonable Functions 7. Advanced Power Management Methodology for SoCs Using UPF 8. Architecture Design: Network-on-Chip 9. Routing Strategy: Network-on-Chip Architectures 10. Self-Driven Clock Gating Technique for Dynamic Power Reduction of High-Speed Complex Systems 11. Optimization of SOC Sub-Circuits Using Mathematical Modeling 12. An Efficient Design of D Flip Flop in Quantum-Dot Cellular Automata (QCA) for Sequential Circuits 13. Design and Performance Analysis of Digitally Controlled DC-DC Converter
Este título pertence ao(s) assunto(s) indicados(s). Para ver outros títulos clique no assunto desejado.